
BASIC EMC TECHNOLOGY ADVANCEMENT FOR C(3) SYSTEMS VOLUME 3B COMPUTER SIMU. (U) SOUTHERSTERN CENTER FOR ELECTRICAL ENGINEERING EDUCATION INC S. CHAIR ET AL. APR 85 RADC-TR-82-286-VOL-3B F/G 17/2 1/1 AD-A156 505 NL UNCLASSIFIED



MICROCOPY RESOLUTION TEST CHART
NATIONAL BUREAU OF STANDARDS-1963-A

Z



RADC-TR-82-286, Vol IIIb (of six) Final Technical Report April 1985



BASIC EMC TECHNOLOGY ADVANCEMENT FOR C³ SYSTEMS Computer Simulation Of EMI Effects In A Differential Line Receiver

Southeastern Center for Electrical Engineering Education

Z. Chair, T. Dave, H. Ouibrahim and D. Weiner

APPROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED



ROME AIR DEVELOPMENT CENTER
Air Force Systems Command
Griffiss Air Force Base, NY 13441-5700

85 6 10 025

1000

This report has been reviewed by the RADC Public Affairs Office (PA) and is releasable to the National Technical Information Service (NTIS). At NTIS it will be releasable to the general public, including foreign nations.

RADC-TR-82-286, Volume IIIb (of six) has been reviewed and is approved for publication.

APPROVED:

Ry 7. Stratter

ROY F. STRATTON
Project Engineer

APPROVED:

W. S. TUTHILL, Colonel, USAF

Chief, Reliability & Compatibility Division

Accession For	FOR THE COMMANDER: John a. R.
DTIC TAB Unannounced Justification	JOHN A. RITZ Acting Chief, Plans
By	
Availability Codes	
Avail and/or Dist Special	2200

Office

If your address has changed or if you wish to be removed from the RADC mailing list, or if the addressee is no longer employed by your organization, please notify RADC (RBCT) Griffiss AFB NY 13441-5700. This will assist us in maintaining a current mailing list.

Do not return copies of this report unless contractual obligations or notices on a specific document requires that it be returned.

UN	CT.A	SST	FIEL	1 _			
						_	_
 			TIME	25	THICK	PA.	as.

SECURITY CLASSIFICATION OF THIS PAGE						
	REPORT DOCUME	NTATION PAGE	!			
18 REPORT SECURITY CLASSIFICATION UNCLASSIFIED		16. RESTRICTIVE MARKINGS N/A				
26 SECURITY CLASSIFICATION AUTHORITY		3. DISTRIBUTION/A				
25. DECLASSIFICATION/DOWNGRADING SCHED	Approved for distribution					
N/A 4 PERFORMING ORGANIZATION REPORT NUM	BER(S)	5. MONITORING OR	GANIZATION R	EPORT NUMBER(S)		
N/A	RADC-TR-82-28	36, Vol III	b (of six)			
64 NAME OF PERFORMING ORGANIZATION	BL OFFICE SYMBOL	7s. NAME OF MONIT	ORING ORGAN	ZATION		
Southeastern Center for	(if applicable)	Rome Air Deve	losmont Ca	DECT)		
Electrical Engineering Educat	ion					
6c. ADDRESS (City, State and ZIP Code)		7b. ADDRESS (City,	State and ZIP Co.	le)		
1101 Massachusetts Ave. St. Cloud, FL 32706		Griffiss AFB	NY 13441-5	700		
So. NAME OF FUNDING/SPONSORING ORGANIZATION	8b. OFFICE SYMBOL (If applicable)	9. PROCUREMENT II	NSTRUMENT ID	ENTIFICATION NU	MBER	
Rome Air Development Center	RBCT	F30602-81-C-0	0062			
Sc. ADDRESS (City, State and ZIP Code)		10. SOURCE OF FUN	DING NOS.			
Griffiss AFB NY 13441-5700		PROGRAM ELEMENT NO.	PROJECT NO.	TASK NO.	WORK UNIT	
		62702F	2338	03	35	
11. TITLE (Include Security Classification) BASIC EMC TECHNOLOGY ADVANCEM	ENT FOR C ³ SYSTE	Computer MS - Different	Simulation ial Line F	of EMI Effe Receiver	ects in a	
12. PERSONAL AUTHOR(S) Z. Chair, T. Dave, H. Ouibrah	im and D. Weiner					
Final FROM S	OVERED	14. DATE OF REPOR		15. PAGE CO	TAUC	
16 SUPPLEMENTARY NOTATION This work was performed at Sys			(6)			
This work was performed at Sym Project Engineers: Gerard Cap	racuse Universit praro and Roy F.	y, Syracuse, I Stratton	W 13210.			
17. COSATI CODES	18. SUBJECT TERMS (C	ontinue on reverse if ne	cessary and ident	ify by block number	,	
FIELD GROUP SUB. GR.	Differential L	ine Receiver	Suscept	ibility.		
09 03	Electromagneti					
	Computer Simul		Wavefor	m Distortion	·	
19. ABSTRACT (Continue on reverse if necessary on It is frequency necessary to i such as system interconnect co	transmit baseban	d digital data				
ordinary integrated logic circ						
receiver because such circuits	are unable to	discriminate b	etween a v	alid signal	and the	
externally induced interference						
the ground referenced digital	data at the dri	ver into a dif	ferential	signal which	is	
transmitted over a pair of win	res such as a tw	isted-pair lin	e. A diff	erential lin	e receiver	
is used at the other end. Int						
	Ideally, the li				terential	
signal transmitted over the l	me and rejects	rue common-mod	e mterier	ence.		
This report describes some pre	eliminarv result	s dealing with	the compu	ter simulati	on of EMI	
effects due to sinusoidal inte	erference in a D				Attention	
20. DISTRIBUTION/AVAILABILITY OF ASSTRA		21. ABSTRACT SECU		CATION		
UNCLASSIFIED/UNLIMITED 🖾 SAME AS RPT.	U DTIC USERS	UNCLASSIFIED				
ROY F. STRATTON		(3'15" 330-23		RADC (RE		
DO FORM 1473 83 APR	EDITION OF 1 JAN 73					

のでは、Marie 1997年の間である。 1997年 - Marie 1997年

~

CARLES CONTROL OF THE PARTY OF

SECURITY CLASSIFICATION OF THIS PAGE

is focused on the receiver, as opposed to the line driver, because the receiver is significantly more susceptible. Consequently, the susceptibility of the driver-received pair, in most cases, is determined by that of the receiver.

The computer program selected for the investigation was SPICE (Simulation Program with Integrated Circuit Emphasis) which was exercised in its transient mode. Thus, a time-domain analysis was performed and time waveforms were generated at all nodes of interest. Parameter values of the semiconductor devices embedded in the integrated circuit for the receiver are not published in the interface handbooks. Reasonable values were determined by adjusting nominal values until the computer simulated characteristics closely agreed with typical performance characteristics supplied by the manufacturer. These included curves of 1) input current vs. input voltage, 2) output voltage vs. common-mode input voltage, 3) high level output voltage vs. high level output current, 4) low level output voltage, 6) output voltage vs. low level output current, 5) output voltage vs. differential input voltage, 6) output voltage vs. strobe input voltage, and 7) power supply current vs. power supply voltage.

The sinusoidal interference was impressed at the two data inputs, the strobe terminal, and the response-time control input. Waveform distortion in the output signal was noted for suitably strong interferers. Waveform parameters for describing the distortion are defined and plotted as a function of the frequency and/or amplitude of the sinusoidal interferer.

Particular attention is devoted to dc offsets caused by rectification in the base-to-emitter and base-to-collector transistor junctions. The input voltage at which the output changes state is defined as the input threshold voltage. The rectification of RF energy causes the input threshold voltage to change. The concept of using this change to define receiver susceptibility is examined.

In addition to decreasing the noise margin, a change in the input threshold voltage can cause time variations in the receiver output (i.e., pulses may appear shifted in time and some pulses may appear longer or shorter). The resulting jitter contrains the minimum pulse width and, therefore, the maximum data rate which can be used. This effect is examined as a function of the amplitude and/or frequency of the sinusoidal interference.

UNCLASSIFIED

TABLE OF CONTENTS

		Page
Chapter 1:	Introduction	1
Chapter 2:	Modeling the Differential Line Receiver	3
Chapter 3:	Results of Computer Simulation	22
3A:	Quasi-stationary Behavior	22
3B:	Input Impedance	24
3C:	Common-mode Interference	28
3D:	Differential-mode Interference	38
Chapter 4 :	Conclusion	58
Appendix:	SPICE Data for Circuit in Figure 1	59

LIST OF FIGURES

Figure		Page
1	Complete schematic of DS 55115 differential line receiver.	4
2	Input current vs. input voltage. (a) Manufacturer's typical characteristic (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	5 5 6
3	Output voltage vs. common-mode input voltage. (a) Manufacturer's typical characteristic. (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	7 7 8
4	High level output voltage vs. high level output current. (a) Manufacturer's typical characteristic (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	10 10 11
5	Low level output voltage vs. low level output current (a) Manufacturer's typical characteristic. (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	12 12 13
6	Output voltage vs. differential input voltage. (a) Manufacturer's typical characteristic. (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	14 14 15
7	Output voltage vs. strobe input voltage. (a) Manufacturer's typical characteristic (b) Test circuit used in the computer simulation. (c) Computer simulated characteristic.	16 16 17
8	Power supply current vs. power supply voltage (a) Manufacturer's typical characteristic (b) Test circuit used in the computer simulation (c) Computer simulated characteristic.	18 18 19
9	Definition of the rise and fall times, t_r and t_f , and the propagation delay times, t_{PHL} and t_{PLH} .	20
10	Response of line receiver to pulsed differential input.	23
11	Response of line receiver to sinusoidal differential input of amplitude 0.5 volts and frequency 4 MHz.	25
12	Response of line receiver to sinusoidal differential input	26

Figure		
13	Magnitude of input impedance as a function of frequency.	27
14	Test circuit used in computer simulation of common-mode interference.	29
15	Minimum amplitude of the sinusoidal common-mode interference required cause the receiver output to rise from the LOW region with positive differential inputs.	30
16	Response for a differential input of +0.1 volts with common-mode interference having an amplitude of 36 volts and a frequency of 500 KHz.	32
17	Minimum amplitude of the sinuosoidal common-mode interference required to cause the receiver output to drop from the HIGH region with negative differential inputs.	33
18	Response for a differential input of +0.1 volts with common-mode interference having an amplitude of 13 volts and a frequency of 20 mHz.	34
19	Response for a differential input of -0.04 volts with common mode interference having an amplitude of 7 volts and frequency of 10 mHz.	35
20	Response for a differential input of 0.04 volts with common-mode interference having an amplitude of 13 volts and frequency of 20 mHz.	36
21	Response for a differential input of -0.04 volts with common-mode interference having an amplitude of 17 volts and frequency of 10 mHz.	37
22	Response for a differential input consisting of a switching voltage (-0.2V to +0.2V) in series with a sinuosoidal interferer having an amplitude of 6 volts and a frequency of 30 mHz.	39
23	Response for a differential input consisting of a switching voltag (-0.2v to +0.2v) in series with a sinuosoidal interferer having an amplitude of 6 volts and a frequency of 90 mHz.	e 41
24	Response for a differential input consisting of a switching voltage (-0.2V to +0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 140 MHz.	42
25	Time delay as a function of frequency for the case in which the interferer amplitude is 6 volts and the switching voltage switches from -0.2 volts to +0.2 volts.	43

Figure	<u>Pa</u>	ge
26	Time delay as a function of frequency for the case in which the interferer amplitude is 2 volts and the switching voltage switches from -0.2 volts to +0.2 volts.	44
27	Response for a differential input consisting of a switching voltage ($-0.2V$ to $+0.2V$) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz.	46
28	Response for a differential input consisting of a switching voltage (-0.5V to +0.5V) in series with a sinuosoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz.	47
29	Response for a differential input consisting of a switching voltage (0.1V to 1.0V) in series with a sinuosoidal interferer having an amplitude of 6 volts and a frequency of 200 MHz.	48
30	Shift in the input voltage threshold as a function of the interferer frequency with the interferer amplitude held constant at 6 volts and the switching voltage going from LOW to HIGH.	50
31	Response for a differential input consisting of a switching voltage $(+0.2V \text{ to } -0.2V)$ in series with a sinusoidal interferer having an amplitude of 6V and a frequency of 60 MHz.	51
32	Response for a differential input consisting of a switching voltage (+0.2V to -0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz.	53
33	Response for a differential input consisting of a switching voltage (± 0.2 V to ± 0.2 V) in series with a sinusoidal interferer having an amplitude of 6 volts and frequency of 150 MHz.	54
34	Minimum amplitude of the sinusoidal differential interference, when in series with a $-0.2V$ to $+0.2V$ switching voltage, required to cause improper switching of the receiver output.	55
35	Minimum amplitude of the sinusoidal differential interference, when in series with a +0.2V to -0.2V switching voltage, required to cause improper switching of the receiver output.	l 57

Chapter 1

INTRODUCTION

The interfacing of systems (or subsystems) frequently requires transmission of baseband digital data from one location to another. Line drivers, transmission lines, and line receivers are used for this purpose. When the lines are located in a high EMI environment, conventional logic circuits are inadequate for use in the line driver and receiver because such circuits cannot discriminate between an intended signal and the externally induced interference. One solution for combating both ground noise due to ground-loop currents and induced interference on the line is to convert the ground referenced digital data at the line driver into a differential signal which is transmitted over a pair of wires such as a twisted-pair line. A differential line receiver, which receives the differential data and delivers typical TTL voltages at its output, is used at the receiving end of the line. Interference which appears equally at the two terminals of the receiver input port is referred to as common-mode interference. Ideally, the differential line receiver responds only to the differential signal transmitted over the line and rejects the common-mode interference.

This paper discusses the computer simulation of sinusoidal interference in a National DS 55115 integrated circuit differential line receiver. The receiver is designed to sense differential signals (i.e., differences in the signals at the two terminals of the input port).

Typically, the receiver is used in conjunction with the National DS 55114 integrated circuit differential line driver which provides


differential output signals with high current capability for driving balanced lines such as twisted pairs. Attention in this effort is focused on the receiver, as opposed to the line driver, because the receiver is significantly more susceptible. Consequently, the susceptibility of the driver-receiver pair is determined by that of the receiver for most interference situations.

Chapter 2


MODELING THE DIFFERENTIAL LINE RECEIVER

The computer program selected for the investigation was SPICE (Simulation Program with Integrated Circuit Emphasis) which was exercised in its transient mode of operation. A complete schematic of the differential receiver is shown in Figure 1. The two terminals of the input port are referred to as inputs A and B, respectively. If $v_{_{\boldsymbol{A}}}$ and $v_{_{\boldsymbol{R}}}$ denote the corresponding voltages between input and ground, the differential input is defined to be $v_{ID} = v_B - v_A$ while the common-mode input is given by $v_{ICM} = (v_A + v_B)/2$. The circuit is somewhat complex, containing 19 transistors, 3 diodes, 27 resistors, and 3 capacitors. Observe that, during the entire investigation of EMI effects, the pull-up and sink outputs were connected together with a resistive load of 3.9 $k\Omega$ tied from the output to the power supply voltage, V_{CC} = 5V, a capacitive load of 3pF tied from the output to ground. The resistor and capacitor values given in Figure 1 are those provided by the manufacturer. Unfortunately, the manufacturer does not specify parameter values for the transistors and diodes embedded in the integrated circuit.

Reasonable parameter values were determined by adjusting nominal values until the computer simulated characteristics closely agreed with typical performance characteristics supplied by the manufacturer. These included curves of input current vs. input voltage (see Figure 2), output voltage vs. common-mode input voltage (See Figure 3), high level



Complete schematic of DS 55115 differential line receiver. Figure 1.



2(a)







Figure 2 Input current vs. input voltage.

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.






3(a)



3 (b)

Figure 3. Output voltage vs. common-mode input voltage.

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



INPUT VOLTAGES USED IN SIMULATION WERE:

$$V_{1D} = + 1V$$


VA (VOLTS)	-25.5	-15.5	-10.5	-0.5	9.5	19	
VB (VOLTS)	-24.5	-14.5	-9.5	0.5	10.5	20	

VA (VOLTS)	+ 0.5	-14.5	-1 7.5	-18.5	-19	-19.5	-24.5	19.5	
VB (VOLTS)	- 0. 5	-15.5	-18.5	-19.5	-20	-20.5	-25.5	18.5	


3(c)

output voltage vs. high level output current (see Figure 4), low level output voltage vs. low level output current (see Figure 5), output voltage vs. differential input voltage (see Figure 6), output voltage vs. strobe input voltage (see Figure 7), and power supply current vs. power supply voltage (see Figure 8). In each figure, part (a) shows the manufacturer's typical characteristic, part (b) presents the test circuit used in the computer simulation, and part (c) gives the computer simulated characteristic. The curves in figures 2, 3, 6, and 7 show excellent agreement while those in figures 4,5 and 8 show the correct trend although the currents tend to be low. It should be noted that there are two DS 55115 line receivers in a single package. Since the currents in the computer simulated characteristics of Figures 4,5, and 8 are approximately one half of those in the manufacturer's characteristics, a possible explanation is that the manufacturer's curves were obtained under load conditions different from those used in the computer simulation.

Also of use in modeling the line receiver were the rise and fall times, t_r and t_f , and the propagation delay times, t_{PHL} and t_{PLH} . These are defined in Figure 9, as taken from the manufacturer's data sheet. The rise and fall times are guaranteed to be less than or equal to 5 nS while the propagation delay times are guaranteed to




4(0)



4 (b)

Figure 4. High level output voltage vs. high level output current.


- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



4(c)

Figure 4. High level output voltage vs. high level output current.

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



5(a)·






Figure 5. Low level output voltage vs. low level output current.


5(b)

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



5 (c)






6 (b)


Figure 6. Output voltage vs. differential input voltage.

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.




DATA POINTS ON THE CURVE ARE:

VA (VOLTS)	0	0	0	0	0	0	0	0	0	0
VB (VOLTS)	- 0.2	- 0.1	075	05	005	001	.001	.005	.1	. 2
VID (VOLTS)	- 0.2	- 0.1	075	05	005	001	.001	.005	.1	.2
V _{OUT} (VOLTS)	5	5	4.99	4.6	1.4	1.1	.9	.69	.08	80.








7 (b)

Figure 7. Output voltage vs. strobe input voltate

- (a) Manufacturer's typical characteristic.
- Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



7 (c)






Figure 8. Power supply current vs. power supply voltage.

- (a) Manufacturer's typical characteristic.
- (b) Test circuit used in the computer simulation.
- (c) Computer simulated characteristic.



8(c)



され、District (1) では、 1000年 日本のでは、 1000年 日本の

Figure 9. Definition of the rise and fall times, t and $t_{
m f}$, and the propagation delay times, $t_{
m PHL}$ and $t_{
m FLH}$.

be less than or equal to 50 nS. Typical values for the propagation delays are $t_{\rm PLH}$ = 18 nS and $t_{\rm PHL}$ = 20 nS. Values obtained for the circuit used in the computer simulation are $t_{\rm r}$ = $t_{\rm f}$ = 5nS, $t_{\rm PLH}$ = 23 nS, and $t_{\rm PHL}$ = 13 nS. These values fall within the manufacturer's specifications.

The SPICE parameters used to model the diodes and transistors in the circuit schematic of Figure 1 are listed in the Appendix along with values for the discrete resistors and capacitors.

Chapter 3

RESULTS OF COMPUTER SIMULATION

A. Quasi-stationary Behavior

In TTL logic an output voltage must exceed 2.4 volts if it is to be considered HIGH and must be below 0.4 volts if it is to be considered LOW. From Figure 6(c) it is seen that the line receiver output is HIGH when the differential input is less than -0.015 volts and is LOW when the differential input exceeds +0.01 volts. For differential inputs below -0.075 volts, the output remains constant at 5.0 volts while, for differential inputs above +0.025 volts, the output is fixed at 0.08 volts. The input voltage at the middle of the switching region is defined to be the input voltage threshold and is approximately zero for the characteristic of Figure 6(c). When the receiver follows the static characteristic of Figure 6(c), the receiver is said to behave in a quasi-stationary manner. At high enough input frequencies, the receiver departs from quasi-stationary behavior. Of interest is the maximum input frequency for which the receiver obeys the static characteristic of Figure 6(c).


To produce a reference output waveform, the line receiver was excited by a pulsed differential input which varied from -0.2 volts to +0.2 volts. The pulsed differential input and corresponding output are shown in Figure 10. The response is seen to rise exponentially to the HIGH voltage of 5 volts and to fall exponentially to the LOW voltage of 0.08 volts, as expected from the static characteristic of Figure 6(c).



The differential input was then changed to a sinusoidal waveform. The input frequency was increased until the output voltage was unable to switch between the HIGH and LOW voltages of 5 and 0.08 volts, respectively. The maximum frequency for which quasi-stationary behavior was noted was in the vicinity of 4MHz. (The actual value of this frequency varied slightly according to the amplitude of the sinusoid.) The response for a sinusoidal differential input of amplitude 0.5 volts and frequency 4 MHz is presented in Figure 11. At frequencies above 4 MHz, the HIGH output voltage did not reach the 5 volt level and the receiver was no longer considered to behave in a quasi-stationary manner. As an example, the response for a sinusoidal differential input of amplitude 6 volts and frequency 10 MHz is shown in Figure 12 where the maximum HIGH output voltage is approximately 4.3 volts.

B. Input Impedance

As can be determined from the curve of Figure 2(c), the input impedance of the line receiver at low frequencies is approximately 4000 ohms. A plot of the magnitude of the input impedance as a function of frequency, obtained using the SPICE computer program, is presented in Figure 13. Identical impedance plots were obtained with both positive and negative differential inputs applied to the input. Observe that the 3dB-point of the impedance magnitude curve occurs at a frequency of approximately 50 MHz.



Response of line receiver to sinusoidal differential input of amplitude $0.5\ \mathrm{volts}$ and frequency 4 MHz. Figure 11.





Figure 12. Response of line receiver to sinusoidal differential input of amplitude 6 volts and frequency 10 MHz.




Magnitude of input impedance as a function of frequency. Figure 13.

C. Common-mode Interference

To investigate the effect of common-mode interference, a constant differential signal was applied between the two inputs A and B. Depending upon the polarity of the differential signal, the receiver output was caused to be either HIGH or LOW. Two identical sinusoidal signals were then applied as common-mode voltages to each input. The test circuit used in the computer simulation is given in Figure 14. The d.c. generators produced the constant differential input voltage while the a.c. generators provided the common-mode interference.

For a constant value of differential input and a fixed frequency of the sinusoidal common-mode interference, the amplitude of the interference was increased until the receiver output began to change from the output state dictated by the differential input. The simulation was repeated both for various values of the differential input and for different frequencies of the common-mode interference. The results for positive values of the differential input voltage, where the output is supposed to remain LOW, are shown in Figure 15. On the vertical axis is plotted the minimum amplitude of the sinusoidal common-mode interference needed to cause the receiver output to rise from the LOW region. Note, for a constant frequency, that this amplitude is fairly insensitive to the size of the differential input voltage. Also, the minimum amplitude required increases as the frequency is decreased. Computer runs were also made for a frequency of 500 KHz. The results



こうこう 見いていかがら 見られのからの 見るななならられる

Figure 14. Test circuit used in computer simulation of common-mode interference.




Figure 15. Minimum amplitude of the sinusoidal common-mode interference required to cause the receiver output to rise from the LOW region with positive differential inputs.


are not shown in Figure 15 because amplitudes in excess of 35 volts failed to cause departures from the LOW state. As an example, the response for a differential input of +0.1 volts with common-mode interference having an amplitude of 36 volts and a frequency of 500 KHz is shown in Figure 16. Note that the output voltage remains in the LOW region at a value slightly smaller than the nominal value of 0.08 volts. Figure 17 shows the results for negative values of the differential input, where the receiver output is supposed to remain HIGH. Here the minimum amplitude of the sinusoidal common-mode interference needed to cause the receiver output to drop from the HIGH region is plotted on the vertical axis. The trend with respect to decreasing frequency, which was observed in Figure 15, is not followed in Figure 17. At 50 MHz and 100 MHz the minimum amplitudes are larger than those for lower frequencies. (Results at 100 MHz are not shown because amplitudes in excess of 35 volts failed to cause departure from the HIGH state.) Observe that the 500 KHz sinusoid, which was ineffective in producing interference for positive differential inputs, does cause interference with negative differential inputs.

Examples of output waveforms encountered during the computer simulation of common-mode interference are presented in Figures 18-21.

In Figures 18 and 19 the outputs remain in the correct state,

as dictated by the differential input, while in Figures 20 and 21

the common-mode interference causes the receiver output to vary from



Response for a differential input of +0.1 volts with common-mode interference having an amplitude of 36 volts and a frequency of $500~{\rm KHz}$. Figure 16.




Figure 17. Minimum amplitude of the sinuosidal common-mode interference required to cause the receiver output to drop from the HIGH region with negative differential inputs.




Figure 18. Response for a differential input of +0.1 volts with common-mode interference having an amplitude of 13 volts and a frequency of 20 MHz.




Figure 19. Response for a differential input of -0.04 volts with common-mode interference having an amplitude of 7 volts and frequency of 10 MHz.




Figure 20. Response for a differential input of 0.04 volts with common-mode interference having an amplitude of 13 volts and frequency of 20 MHz.





Figure 21. Response for a differential input of -0.04 volts with common-mode interference having an amplitude of 17 volts and frequency of 10 MHz.

the correct state.

D. Differential-mode Interference

The effect of differential-mode interference was investigated by injecting the sinusoidal interferer as a differential signal in series with a differential switching voltage applied to the input port. In the first series of simulations, the differential switching voltage was abruptly changed from -0.2 volts to +0.2 volts. In the absence of interference, this causes the receiver output to switch from the HIGH to LOW states. When interference was applied, severe distortion of the output waveform was noted as a function of the amplitude and frequency of the interferer.

If the amplitude of the interferer is held constant, various cases arise as the interferer frequency is increased in value. These cases are now discussed for an interferer amplitude of 6 volts. At frequencies below 4 MHz, the receiver behaves in a quasi-stationary manner and the output switches between the HICH and LOW states as would be predicted by the static differential input-output characteristic of Figure 6(c). For frequencies between 4 MHz and 40 MHz, the output is almost periodic. However, the maximum amplitude no longer reaches the "predicted" value of 5 volts. This is illustrated in Figure 22 for a sinusoidal interferer having an amplitude of 6 volts and a frequency of 30 MHz. For frequencies between 40 MHz and 110 MHz, a different response was noticed. As illustrated in Figure 23, the receiver output now switched to the desired LOW state in an oscillatory




series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 30 MHz. Response for a differential input consisting of a switching voltage (-0.2V to +0.2V) in Figure 22.


manner. Finally, at frequencies above 120 MHZ, yet another type of response occurred. The output waveform no longer varied from the HIGH state! An example of this case is shown in Figure 24.

Responses of the type shown in Figure 23 can be characterized by the time delay required to switch to the LOW state. This delay is denoted by tp in Figure 23 and is defined to be the time between the instant at which the switching voltage equals zero volts and the instant beyond which the output waveform remains in the LOW state. The time delay is plotted in Figure 25 as a function of frequency for the case in which the interferer amplitude is 6 volts and the switching voltage switches from -0.2 volts to +0.2 volts. Using the same switching voltage, the investigation was repeated for an interferer amplitude of 2 volts. A similar sequence of responses was observed. However, the various cases arose for a different set of frequency ranges. The time delay is plotted in Figure 26, once again, for the type of response illustrated in Figure 23. Observe that the behavior for 2 volts is very much different from that for 6 volts.

Failure of the output to change state in responses of the type shown in Figure 24 suggest that a shift has occurred in the input voltage threshold, as defined in the discussion of quasistationary behavior (see Section 3A). To determine the threshold shift, the step size of the differential switching voltage was



Response for a differential input consisting of a switching voltage (-0.2V to +0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 90 MHz. Figure 23.



Response for a differential input consisting of a switching voltage (-0.2V to +0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 140 MHz. Figure 24.




Figure 25. Time delay as a function of frequency for the case in which the interferer amplitude is 6 volts and the switching voltage switches from -0.2 volts to +0.2 volts.






Figure 26. Time delay as a function of frequency for the case in which the interferer amplitude is 2 volts and the switching voltage switches from -0.2 volts to +0.2 volts.


gradually increased in the presence of interference until the receiver output switched from the HIGH to LOW state. This is illustrated by Figures 27 and 28 for a sinusoidal interferer of amplitude 6 volts and frequency 120 MHz. In Figure 27 the switching voltage switched from -0.2 volts to +0.2 volts. However, the receiver output failed to switch to the LOW state. The step size of the switching voltage was then increased until, as shown in Figure 28, the desired transition had occurred with the switching voltage jumping from -0.5 volts to +0.5 volts. From this it was conjectured that the sinusoidal interference had produced an offset in the input voltage threshold from its original value of 0 volts to 0.5 volts. Additional impetus to the conjecture of a threshold shift is provided by the response shown in Figure 29. Initially, the input voltage threshold is at 0 volts. Since the switching voltage begins at 0.1 volts, the receiver output is LOW. As time progresses, the sinusoidal interference causes the input voltage threshold to gradually shift to a value slightly less than I volt. Consequently, because the switching voltage remains at 0.1 volts, the receiver output switches to the HIGH state. The switching voltage then switches to a value equal to 1 volt. Since this is just above the new input voltage threshold, the receiver output slowly switches back to the LOW state. The shift in the input voltage threshold was investigated as a function of the interferer frequency with the interferer amplitude held



Response for a differential input consisting of switching voltage (-0.2V to +0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz. Figure 27.



Response for a differential input consisting of a switching voltage (-0.5V to +0.5V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz. Figure 28.



Response for a differential input consisting of a switching voltage (0.1V to 1.0V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 200 MHz. Figure 29.

constant at 6 volts and the switching voltage going from LOW to HIGH. The results are summarized in Figure 30. The shift in the input voltage threshold is seen to increase with frequency.

In the next series of simulations involving differentialmode interference, the switching voltage was inverted such that it abruptly changed from +0.2 volts to -0.2 volts. In the absence of interference, this caused the receiver output to switch from the LOW to HIGH states. As before, various cases arose as the interferer frequency was increased while the interferer amplitude was held constant at 6 volts. Quasi-stationary behavior was observed for frequencies below 4MHz. For frequencies between 4 MHz and 40 MHz, the output fluctuated between the LOW state and either the HIGH or UNDEFINED regions. Failure of the output to reach the HIGH state suggests the beginning of a threshold offset. For frequencies between 50 MHZ and 80 MHZ, the receiver output remained in the LOW state. This is illustrated by the response in Figure 31. Consequently, the shift in the input voltage threshold has been confirmed. However, in contrast to the previous results, the shift does not increase with frequency. For frequencies between 90 MHZ and 110 MHz, the output, once again, fluctuates between the LOW and HIGH states. Finally, at frequencies above 110 MHz the receiver output switched to the desired HIGH state. This is seen in Figures 32 and 33. As shown in Figure 33, the transition from the LOW to HIGH states is




Figure 30. Shift in the input voltage threshold as a function of the interferer frequency with the interferer amplitude held constant at 6 volts and the switching voltage going from LOW to HIGH.




Figure 31. Response for a differential input consisting of a switching voltage (+0.2V to -0.2V) in series with a sinusoidal interferer voltage (+0.2V to -0.2V) and a frequency of 60 MHZ. having an amplitude of 6V and a frequency of 60 MHZ.

extremely smooth for frequencies of 150 MHz and above. The time delay for those cases in which the output switched to the HIGH state is presented in Table 1. The line receiver is seen to respond differently depending upon the polarity of the swtiching voltage.

Table 1

Time Delay, t_p

Frequency (MHz)	Delay (nS)		
120	51		
130	35		
140	31		
145	30		
150	29		

Finally, a study was made of the receiver sensitivity to sinusoidal interference injected as a differential signal. In Figure 34, as a function of frequency, is plotted the minimum interferer amplitude required to cause improper switching of the receiver output when the differential input consists of a sinusoidal interferer in series with a switching voltage which transitions from -0.2V to +0.2V. At low frequencies the minimum required amplitude is approximately 0.2 volts as would be expected from quasi-stationary behavior. However, the receiver is relatively insensitive to differential interference at frequencies between 30 MHz and 50 MHz where considerably larger amplitudes are needed. Above 50 MHz the output did eventually switch





Fig. 32. Response for a differential input consisting of a switching voltage (+0.2V to -0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and a frequency of 120 MHz.



Response for a differential input consisting of a switching voltage (+0.2V to -0.2V) in series with a sinusoidal interferer having an amplitude of 6 volts and frequency of 150 MHz. Figure 33.




Figure 34. Minimum amplitude of the sinusoidal differential interference, when in series with a -0.2V to +0.2V switching voltage, required to cause improper switching of the receiver output.

to the correct LOW state although the time delay increased with interferer amplitude. The plot of Figure 35 resulted when the polarity of the switching voltage was changed to yield a transition from +0.2V to -0.2V. Observe that the receiver is much more sensitive for this switching voltage.




Figure 35. Minimum amplitude of the sinusoidal differential interference, when in series with a +0.2V to -0.2V switching voltage, required to cause improper switching of the receiver output.

Chapter 4

CONCLUSION

This work has used computer simulation to investigate EMI effects due to sinusoidal interference in a DS 55115 differential line receiver. The receiver was found to be relatively immune to common-mode interference. However, severe waveform distortion resulted when the interference entered the receiver as a differential signal. Shifts in the input voltage threshold and time delays were noted in addition to transitions into the incorrect state.

APPENDIX

SPICE Data for Circuit in Figure 1

*Resistors		Nodes		
R1	0		1	0.15K
R2	3		4	2.50K
R3	0		5	0.15K
R4	0		7	0.15K
R5	0		8	0.13K
R6	9		11	7.0K
R7	11		12	8.0K
R8	4		9	1.5K
R9	4		12	1.64K
R10	4		13	1.0K
R11	4		14	1.0K
R12	4		15	1.64K
R13	16		15	8.0K
R14	9		16	7.0K
R16	19		20	2.5K
R15	16		11	0.13K
R17	19		21	.50K
R18	4		25	2.7K
R19	0		23	.15K
R20	24		26	2.6K
R21	24		27	∙50K
R22	29		30	3.0K
R23	0		30	1.5K
R24	0		33	5.0K
R25	4		32	2.0K
R26	31		34	.020K
R27	31		4	3.9K

*Capacitors	Nodes	6			
C1	12	11		1PF	
C2	16	15		1PF	
C3	31	0		3PF	
*Diodes	Node	es			
DI01	0	28		Stan	
DI02	25	28		Stan	
DIO3	25	29		Stan	
*Transistors Nodes					
Q0	3	2	1	TR1	
Ql	4	3	2	TRl	
Q2	6	2	5	TRI	
Q3	9	9	8	TRI	
Q4	12	9	7	TRI	
Q5	15	9	7	TRI	
Q6	13	12	6	TRl	
Q7	14	15	6	TRIN	
Q8	4	13	20	TRl	
Q9	21	21	0	TR1	
Q10	4	19	22	TRl	
Q11	25	24	22	TRI	
Q12	27	27	0	TR1	
Q13	22	2	23	TR1	
Q14	4	14	26	TR1	
Q15	32	29	30	TRl	
Q16	32	34	31	TRl	
Q17	4	32	33	TRl	
Q18	4	33	34	TRl	
Q19	31	30	0	TR1	

^{*}Model Cards for diodes and transistors

[.]Model Stan D(RS=60 OHMS TT=0.1NS CJO=2PF PB=0.6V BV=40V IS=6E-16)

[.]Model TR1 NPN(BF=30 BR=0.1 RB=30 OHMS TF=0. INS TR=100NS

⁺RE=1 OHM VA=200V VB=200V CCS=2PF CJE=1PF PE=0.7V ME=0.33V

⁺CJC=0.5PF PC =0.7V MC=0.33 KF=6.6E-16 IS=6E-16)

[.]Mode1 TRIN NPN(BF=20 BR=0.02 RB=30 OHM RC=10 OHM

⁺RE=1 OHM VA=200V VB=200V CCS=2PF CJE=2PF PE=0.7V

⁺PC=0.7V CJC=0.5PF TF=0.1NS TR=10NS KF=6.6E-16 IS=6E-16)

COLORAGO CO

MISSION of Rome Air Development Center

RADC plans and executes research, development, test and selected acquisition programs in support of Command, Control Communications and Intelligence (C³I) activities. Technical and engineering support within areas of technical competence is provided to ESD Program Offices (POs) and other ESD elements. The principal technical mission areas are communications, electromagnetic guidance and control, surveillance of ground and aerospace objects, intelligence data collection and handling, information system technology, solid state sciences, electromagnetics and electronic reliability, maintainability and compatibility.

END

FILMED

8-85

DTIC